More

    Next gen AMD EPYC processor, codenamed Venice is the first HPC product to use TSMC’s N2 node – but I wonder if Apple was there first




    • AMD shows off its first 2nm-class Venice CPU die built using TSMC’s N2 node
    • Venice, built on Zen 6, targets high-performance computing workloads
    • AMD and TSMC hope to deepen their collaboration for future innovations

    AMD has announced it has successfully produced the first 2nm-class silicon for its next-generation EPYC processor, codenamed “Venice” which is expected to launch in 2026 as part of AMD’s 6th Generation EPYC lineup.

    The core complex die (CCD) is the first high-performance computing product to be taped out and brought up using TSMC’s advanced N2 process technology.

    https://cdn.mos.cms.futurecdn.net/f59rsPBLYJ9hnk28MGbaQ6.jpg



    Source link
    waynewilliams@onmail.com (Wayne Williams)

    Latest articles

    spot_imgspot_img

    Related articles

    Leave a reply

    Please enter your comment!
    Please enter your name here

    spot_imgspot_img